

SSC8337GS1

Dual P-Channel Enhancement Mode MOSFET

Features

V _{DS}	V _{GS}	R _{DS(ON)} Typ.	l _D
-30V	±20V	20mΩ@-10V	-30A
		28mΩ@-4V5	-30A

Description

This device is produced with high cell density DMOS trench technology, uses advanced trench technology and design to provide excellent RDSON with low gate charge. This device particularly suits low voltage applications such as portable equipment, power management and other battery powered circuits, and low in-line power dissipation are needed in a very small outline surface mount package.

Applications

- NB Battery
- DC/DC Conversion
- Load Switch


Ordering Information

Device	Package	Shipping	
SSC8337GS1	SOP-8	4000/Reel	


Pin configuration



SOP-8 (Top View)



Pin Configuration



Marking

(XXYY: Internal Traceability Code)



➤ Absolute Maximum Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit		
V_{DSS}	Drain-to-Source Voltage		-30	V	
V_{GSS}	Gate-to-Source Voltage		±20	V	
	Continuous Proin Current d	T _C =25℃	-30	^	
l _D	Continuous Drain Current d	T _C =100℃	-16.5	Α	
	Continuous Drain Current ^a	T _A =25℃	-9.3	^	
IDSM		T _A =70°C	-6.9	Α	
I _{DM}	Pulsed Drain Current b		-120	Α	
D	Power Dissipation ^c	Tc=25℃	28	W	
P _D		Tc=100°C	11.3		
D.	Power Dissipation ^a	T _A =25°C	2.8	107	
P _{DSM}		T _A =70°C	1.8	W	
I _{AS}	Avalanche Current b L=0.5mH Single Pulse		-19	Α	
Eas	Avalanche Energy ^b L=0.5mH Single Pulse		90	mJ	
TJ	Operation junction temperature		-55~150	°C	
T _{STG}	Storage temperature range		-55~150		

➤ Thermal Resistance Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Maximum	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance a	45	
R _{θJC}	Junction-to-Case Thermal Resistance c	22	°C/W
	Junction-to-Case Thermal Resistance d	4.4	

Note:

- a. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with T_A=25°C. The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.

SSC-V1.2 www.sscsemi.com Analog Future







\succ Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0V, I_{D} = -250\mu A$	-30			V
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250uA$	-1	-1.8	-3	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -10V, I _D = -10A		20	27	
Drain-Source On-Resistance		V _{GS} = -4.5V, I _D = -7A		28	37	mΩ
Zero Gate Voltage Drain Current	IDSS	V _{DS} = -30V, V _{GS} = 0V			-1	μA
Gate-Source Leak Current	Igss	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA
Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = -5A			-1.3	V
Input Capacitance	Ciss	V 45V.V 0V		1275		
Output Capacitance	Coss	$V_{DS} = -15V$, $V_{GS} = 0V$, $f = 1MHz$		161		pF
Reverse Transfer Capacitance	Crss	I = IIVIDZ		183		
Total Gate Charge	Q_{G}	V 40V V 45V		25.6		
Gate to Source Charge	Q _{GS}	$V_{GS} = -10V, V_{DS} = -15V$ $I_{D} = -10A$		4.2		nC
Gate to Drain Charge	Q _{GD}	ID = -10A		6.15		
Turn-on Delay Time	T _{D(ON)}			8.8		
Rise Time	Tr	V _{GS} = -10V, V _{DS} =-15V		34.2		ns
Turn-off Delay Time	$T_{D(OFF)}$	$R_L = 1\Omega$, $R_G = 3\Omega$		49.3		
Fall Time	Tf			11		
Diode Recovery Time	Trr	I _F =10A, di/dt=200A/us		22		ns
Diode Recovery Charge	Qrr	I _F =10A, di/dt=200A/us		9		nC




➤ Typical Performance Characteristics (T_A=25°C unless otherwise noted)






Output Characteristics


Transfer Characteristics






On-Resistance vs. Drain Current and Gate Voltage

On-Resistance vs. Gate-to-Source Voltage






On-Resistance vs. Junction Temperature

Safe Operating Area, Junction-to-Ambient

Analog Future



Package Information



DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.